Ecer asks for your consent to use your personal data to:
Personalised advertising and content, advertising and content measurement, audience research and services development
Store and/or access information on a device
Your personal data will be processed and information from your device (cookies, unique identifiers, and other device data) may be stored by, accessed by and shared with 135 TCF vendor(s) and 65 ad partner(s), or used specifically by this site or app.
Some vendors may process your personal data on the basis of legitimate interest, which you can object to by do not consent. Contact our platform customer service, you can also withdraw your consent.
EP2AGZ300FF35I4N ALTERA FPGA Chip FBGA-1152 554 I/O Arria II GZ
Product Attribute
Attribute Value
Intel
FPGA - Field Programmable Gate Array
Arria II GZ
298000
11920
554 I/O
1.5 V to 3.3 V
- 40 C
+ 85 C
SMD/SMT
FBGA-1152
Tray
Data Rate:
600 Mb/s to 6.375 Gb/s
Series:
Arria II GZ
Brand:
Intel / Altera
Embedded Block RAM - EBR:
3725 kbit
Maximum Operating Frequency:
540 MHz
Moisture Sensitive:
Yes
Number of Transceivers:
16/24 Transceiver
Product Type:
FPGA - Field Programmable Gate Array
Factory Pack Quantity:
24
Subcategory:
Programmable Logic ICs
Total Memory:
18413 kbit
Tradename:
Arria
Part # Aliases:
971029
Arria II GX devices have dedicated configuration banks at Bank 3C and 8C, which support dedicated configuration pins and some of the dual-purpose pins with a configuration scheme at 1.8, 2.5, 3.0, and 3.3 V. For Arria II GZ devices, the dedicated configuration pins are located in Bank 1A and Bank 1C. However, these banks are not dedicated configuration banks; therefore, user I/O pins are available in Bank 1A and Bank 1C.
Dedicated VCCIO, VREF, and VCCPD pin per I/O bank to allow voltage-referenced I/O standards. Each I/O bank can operate at independent VCCIO, VREF, and VCCPD levels.
Auto-Calibrating External Memory Interfaces ■ I/O structure enhanced to provide flexible and cost-effective support for different types of memory interfaces ■ Contains features such as OCT and DQ/DQS pin groupings to enable rapid and robust implementation of different memory standards ■ An auto-calibrating megafunction is available in the Quartus II software for DDR SDRAM, DDR2 SDRAM, DDR3 SDRAM, RLDRAM II memory interface PHYs; the megafunction takes advantage of the PLL dynamic reconfiguration feature to calibrate based on the changes of process, voltage, and temperature (PVT).
Company Details
Bronze Gleitlager
,
Bronze Sleeve Bushings
and
Graphite Plugged Bushings
from Quality China Factory
Business Type:
Distributor/Wholesaler,Agent,Importer,Exporter,Trading Company
Year Established:
2000
Total Annual:
30,000,000-45,000,000
Employee Number:
50~100
Ecer Certification:
Active Member
Chuangxinda Electronics was founded in 2000, we have over 20 years on electronic components experience.
We uphold the integrity and pragmatic, customer success of the concept, and gradually established a good reputation and credibility of international business.
We take adv... Chuangxinda Electronics was founded in 2000, we have over 20 years on electronic components experience.
We uphold the integrity and pragmatic, customer success of the concept, and gradually established a good reputation and credibility of international business.
We take adv...